A

Docket No.: 50090-237

UTILITY PATENT APPLICATION UNDER 37 CFR 1.53(b)

Box PATENT APPLICATION
Assistant Commissioner for Patents
Washington, DC 20231
Sir:

Transmitted herewith for filing is the patent application of:

INVENTOR: Hidekazu NAGASAWA, Teruhiko FUNAKURA, Kazushi SUGIURA, Hisaya MORI
FOR: DATA STORAGE APPARATUS AND DATA MEASURING APPARATUS

Enclosed are:

- ☒ 21 pages of specification, claims, abstract.
- ☒ Declaration and Power of Attorney.
- ☒ Priority Claimed.
- ☒ Certified copy of Japanese Patent Application No. 2000-049150
- ☒ 8 sheets of formal drawing.
- ☒ An assignment of the invention to Mitsubishi Denki Kabushiki Kaisha and Ryoden Semiconductor System Engineering Corporation and the assignment recordation fee.
- ☐ An associate power of attorney.
- ☐ A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27.
- ☐ Information Disclosure Statement, Form PTO-1449 and reference.
- ☒ Return Receipt Postcard
- ☐

The filing fee has been calculated as shown below:

	NO. OF CLAIMS		EXTRA CLAIMS	RATE	AMOUNT
Total Claims	13	-20	0	$18.00	$0.00
Independent Claims	2	-3	0	$78.00	$0.00
				Multiple Dependent Claim(s)	$0.00
				Basic Fee	$690.00
				Total of Above Calculations	$690.00
				Less ½ for Small Entity	$0.00
				Assignment & Recording Fee	$40.00
				Total Fee	$730.00

☒ Please charge my Deposit Account No. 500417 in the amount of $730.00. A duplicate copy of this sheet is enclosed.

☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 500417. A duplicate copy is enclosed.

☒ Any additional filing fees required under 37 CFR 1.16.

☒ The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 500417. A duplicate copy of this sheet is enclosed.

☒ Any patent application processing fees under 37 CFR 1.17.

☒ Any filing fees under 37 CFR 1.16 for presentation of extra claims.

Respectfully submitted,

MCDERMOTT, WILL & EMERY

Stephen A. Becker
Registration No. 26,527

600 13th Street, N.W.
Washington, DC 20005-3096
(202) 756-8000 SAB:klm
Date: August 18, 2000
Facsimile: (202) 756-8087

20277
PATENT TRADEMARK OFFICE

TITLE OF THE INVENTION

DATA STORAGE APPARATUS AND DATA MEASURING APPARATUS

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a data storage apparatus and a data measuring apparatus. More particularly, the invention relates to a data storage apparatus and a data measuring apparatus suitable for analyzing a semiconductor device that incorporates a plurality of function blocks for implementing specific functions.

2. Description of the Background Art

Fig. 8 is a block diagram of a conventional data measuring apparatus 10 and a memory-embedded device 12 connected to the apparatus 10. The memory-embedded device 12 is a semiconductor device incorporating a plurality of function blocks. In Fig. 8, the device 12 comprises an SRAM block 14 functioning as a static random access memory (SRAM), a DRAM block 16 acting as a dynamic random access memory (DRAM), a flash block 18 working as a flash memory, an analog block 20 composed of a relevant analog circuit, and a logic block 22 made of a suitable logic circuit.

The data measuring apparatus 10 is constituted by a tester 24, a scrambling circuit 26, and a storage device 28. Inside the tester 24 are a pattern generator 30 that generates test patterns necessary for analyzing the memory-embedded device 12, and a judging circuit 32 that judges whether the device 12 is functioning normally.

More specifically, the pattern generator 30 supplies the memory-embedded device 12 with address signals and a variety of input data for determining locations of parts under test. Furthermore, the pattern generator 30 feeds the scrambling circuit 26 with the same addresses sent to the memory-embedded device

12, and supplies expected values to the judging circuit 32 for data judgment purposes.

Relevant data are written as requested by the pattern generator 30 to memory cells constituting the SRAM block 14, DRAM block 16, or flash block 18 in the memory-embedded device 12. The data thus written to the memory cells are retrieved as requested by the pattern generator 30 and sent to the judging circuit 32. In turn, the judging circuit 32 compares the output signal from the memory-embedded device 12 with an expected value for data judgment to see if the device 12 is functioning normally. The result of the judgment is fed to the scrambling circuit 26.

The scrambling circuit 26 converts addresses sent from the pattern generator 30 according to suitable rules, and processes error data or the like from the judging circuit 32 in accordance with relevant rules. After such conversion and processing, the scrambling circuit 26 sends the converted address signals and the processed error data to the storage device 28. As a result, the processed error data or the like are stored at those locations in the storage device 28 which are identified by the converted address signals.

Generally, the plurality of memory blocks incorporated in the memory-embedded device 12 are each addressed by a specific addressing method. These memory blocks usually have a different memory size each. This means that if the address signals from the pattern generator 30 are sent unmodified to the storage device 28 so as to identify data storage locations therein, it will be impossible to store efficiently the data about the multiple memory blocks of the different types.

The scrambling circuit 26 is designed to store efficiently into the storage device 28 the data about the multiple memory blocks. Depending on the type of memory block under test, the scrambling circuit 26 produces a plurality of states in which to convert address signals and to process error data or the like

according to relevant rules. More specifically, the scrambling circuit 26 establishes one of three settings A, B and C in accordance with an externally supplied switching signal. Bringing the setting A, B or C into effect allows the data about the SRAM block 14, DRAM block 16 or flash block 18 to be stored efficiently. The data measuring apparatus 10 alters the settings of the scrambling circuit 26 in such a manner that the status of the memory-embedded device 12 housing a plurality of memory device may be measured continuously and that the measurements may be stored efficiently into the storage device 28.

The conventional scheme above has a number of disadvantages. It takes at least several microseconds for the scrambling circuit 26 to have its settings switched. In fact, actually altering the circuit settings requires a longer stop time due to a processing of setting information other than the several microseconds. Semiconductors are usually tested at intervals of tens of nanoseconds. This makes it impossible for the conventional scrambling circuit 26 to have its settings modified in real time while a semiconductor device is being tested.

The conventional scrambling circuit 26 has its workable settings determined in advance. It follows that this type of scrambling circuit 26 is not suitable for general-purpose use with diverse kinds of semiconductor devices. Although the versatility of the scrambling circuit 26 could be enhanced by preparing a large number of settings that may be established, the preparation would require increasing the number of pins needed for the switchover involved. This imposes certain constraints on the practice of furnishing numerous pins beforehand to provide many viable settings.

SUMMARY OF THE INVENTION

It is therefore a first object of the present invention to overcome the above and other deficiencies and disadvantages

of the prior art and to provide a data storage apparatus and a data measuring apparatus comprising a scrambling circuit capable of altering in real time the settings corresponding to a plurality of function blocks.

It is a second object of the present invention to provide a data storage apparatus and a data measuring apparatus comprising a scrambling circuit capable of having its workable settings determined in content and type as needed according to specifications of a semiconductor device under test.

The above objects of the present invention are achieved by a data storage apparatus described below. The data storage apparatus includes a scrambling circuit for converting an input signal to a desired format, and a storage device for storing converted data. The scrambling circuit includes a plurality of conversion circuits each converting the input signal according to different rules. The scramble circuit also includes a selector for selecting one of signals output by the plurality of conversion circuits and supplying what is selected to the storage device.

The above objects of the present invention are also achieved by a data storage apparatus described hereunder. The data storage apparatus includes a scrambling circuit for converting an input signal to a desired format, and a storage device for storing converted data. The scrambling circuit is constituted by a rewritable device.

The above objects of the present invention are further achieved by a data measuring apparatus including the data storage apparatus described above as well as a tester for testing a semiconductor device and for supplying the scrambling circuit with results of the testing.

Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of a semiconductor analyzing apparatus practiced as a first embodiment of this invention, and a memory-embedded device connected to the apparatus;

Fig. 2 is a block diagram of a data measuring apparatus included in the first embodiment, and a memory-embedded device connected to the apparatus;

Figs. 3A and 3B are schematic views of a memory area in a storage device included in the semiconductor analyzing apparatus practiced as the first embodiment, and a typically segmented memory area of the storage device;

Figs. 4A and 4B are schematic views of a typical structure of a conventional data storage apparatus and a structure of a data storage apparatus practiced as a second embodiment of this invention;

Fig. 5 is a block diagram of a data measuring apparatus practiced as a third embodiment of this invention, and a memory-embedded device connected to the apparatus;

Fig. 6 is a block diagram for explaining a structure of a data storage apparatus practiced as a fourth embodiment of this invention;

Fig. 7 is a block diagram of a semiconductor analyzing apparatus practiced as a fifth embodiment of this invention; and

Fig. 8 is a block diagram of a conventional data measuring apparatus and a memory-embedded device connected to the apparatus.

Fig. 1 is…;

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of this invention will now be described with reference to the accompanying drawings. Throughout the drawings, like reference characters designate like or corresponding parts and their descriptions will be omitted where redundant.

First Embodiment

Fig. 1 is a block diagram of a semiconductor analyzing apparatus practiced as the first embodiment of this invention, and a memory-embedded device 12 connected to the apparatus. The semiconductor analyzing apparatus comprises a tester 24, a scrambling circuit 34, a storage device 28, a second storage circuit 36, and an analyzing computer 38. In the description that follows, the components configured above minus the second storage device 36 and analyzing computer 38 will be referred to as the data measuring apparatus, and the data measuring apparatus minus the tester 24 will be called the data storage apparatus.

The semiconductor analyzing apparatus tests the memory-embedded device 12 and writes information illustratively about memory cell defects found in the device 12 to the storage device 28. The information thus placed in the storage device 28 is transferred in a suitably timed manner to the second storage device 36 for analysis by the analyzing computer 38. The analyzing computer 38 illustratively carries out so-called redundancy remedy analysis, i.e., a type of analysis required to replace defective memory cells with redundant cells prepared in advance.

Fig. 2 is a block diagram of the data measuring apparatus included in the first embodiment, and the memory-embedded device 12 connected to the apparatus. The memory-embedded device 12 is a semiconductor device that incorporates a plurality of function blocks, i.e., an SRAM block 14 functioning as an SRAM, a DRAM block 16 acting as a DRAM, a flash block 18 working as a flash memory, an analog block 20 composed of a relevant analog circuit, and a logic block 22 made of a suitable logic circuit.

As mentioned above, the data measuring apparatus includes the tester 24, scrambling circuit 34, and storage device 28. Inside the tester 24 are a pattern generator 30 that generates test patterns necessary for analyzing the memory-embedded device

12, and a judging circuit 32 for judging whether the device 12 is functioning normally.

More specifically, the pattern generator 30 supplies the memory-embedded device 12 with address signals and a variety of input data for determining locations of parts under test. Furthermore, the pattern generator 30 feeds the scrambling circuit 34 with the same addresses sent to the memory-embedded device 12, and supplies expected values to the judging circuit 32 for data judgment purposes.

Relevant data are written as requested by the pattern generator 30 to memory cells constituting the SRAM block 14, DRAM block 16, or flash block 18 in the memory-embedded device 12. The data thus written to the memory cells are retrieved as requested by the pattern generator 30 and sent to the judging circuit 32. In turn, the judging circuit 32 compares the output signal from the memory-embedded device 12 with an expected value for data judgment to see if the device 12 is functioning normally. The result of the judgment is fed to the scrambling circuit 34.

The scrambling circuit 34 converts addresses sent from the pattern generator 30 according to suitable rules, or processes error data or the like from the judging circuit 32 in accordance with relevant rules. The scrambling circuit 34 in the first embodiment comprises three conversion circuits 40, 42 and 44 as well as a selector 46. The scrambling circuit 34 may be formed by combining a plurality of ICs functioning as the conversion circuits 40, 42, 44 and the selector 46, or may be constituted by a single IC integrating these functions.

The conversion circuit 40 offers a setting A for converting addresses and error data regarding the SRAM block 14 into an appropriate format. The conversion circuit 42 has a setting B for converting addresses and error data about the DRAM block 16 into a suitable format. The conversion circuit 44 provides a

setting C for converting addresses and error data concerning the flash block 18 into a relevant format.

Address signals from the pattern generator 30 and error data or the like from the judging circuit 32 are fed continuously to the three conversion circuits 40, 42 and 44. After parallel processing within the conversion circuits, the signals and data are sent to three input terminals of the selector 46. The selector 46 is separately supplied with a selection signal in keeping with the type of memory block to be tested. A given selection signal causes the selector 46 to choose and output one of the three signal/data streams from the three conversion circuits 40, 42 and 44.

The signals from the selector 46, i.e., the converted address signals and error data from the conversion circuit 40, 42 or 44 are sent to the storage device 28. As a result, the processed signals and error data are stored at those locations in the storage device 28 which are identified by the converted address signals.

Generally, the multiple memory blocks incorporated in the memory-embedded device 12 are each addressed by a specific addressing method. These memory blocks usually have a different capacity each. This means that if the address signals from the pattern generator 30 are sent unmodified to the storage device 28 so as to identify data storage locations therein, it will be impossible to store efficiently the data about the multiple memory blocks of the different types.

In the first embodiment, the scrambling circuit 34 supplies the storage device 28 with the address signals and error data which have been suitably converted in accordance with the type of the memory block under test. That is, the first embodiment allows information about the plurality of configured memory blocks to be stored efficiently into the memory device 28.

Described below in detail with reference to Figs. 3A and 3B is how the data about the SRAM block 14, DRAM block 16 and flash block 18 are placed into the storage device 28. Fig. 3A is a two-dimensional view of a typical memory area in the storage device 28. Fig. 3B shows a typically segmented memory area of the memory device 28. It is assumed that the memory device 28 has a capacity of 32 megabits as indicated in Fig. 3A. The memory cells making up the storage device 28 may each be identified by a 25-bit address signal. The bits constituting the address signal are called A0 through A24 from the least significant bit on.

In the example of Fig. 3B, a memory region identified by bit A23 = 0 (16 megabits) is assigned to the DRAM block; a memory region identified by bits A23 = 1 and A24 = 0 (8 megabits) are assigned to the flash block; and a memory region identified by bits A23 = 1 and A24 = 1 (8 megabits) is assigned to the SRAM block. When this memory segmentation is in effect, bit A23 is fixed to "0" for the conversion circuit 42 with the setting B for the DRAM block whereas bits A0 through A22 are subject to address signal scrambling. For the conversion circuit 44 with the setting C for the flash block, bit A23 is fixed to "1" and bit A24 is fixed to "0" whereas bits A0 through A22 are subject to address signal scrambling. For the conversion circuit 40 with the setting A for the SRAM block, bits A23 and A24 are fixed to "1" each whereas bits A0 through A22 are likewise subject to address signal scrambling. As a result, the error data about the DRAM block 14, DRAM block 16, and flash block 18 are placed into the different segments of the storage device 28.

While the SRAM block 14, DRAM block 16 and flash block 18 of the memory-embedded device 12 are being tested consecutively by the tester 24, the data storage apparatus of the first embodiment causes the selector 46 to select the scrambled results from one of the conversion circuits 40, 42 and 44 and to feed what is selected to the storage circuit 28. The selector 46 is switched at

intervals equivalent to a testing cycle of several nanoseconds at most for semiconductor device tests. In this manner, as the memory-embedded device 12 is being tested, the data storage apparatus of the first embodiment switches the selector 46 in synchronized relation with the memory blocks under test so as to store error data about the individual memory blocks.

As described, the data measuring apparatus of the first embodiment continuously tests the memory-embedded device 12 including a plurality of memory blocks of different types while rapidly storing error data or the like about the individual memory blocks into different memory regions assigned to the memory blocks.

Conventional data measuring apparatuses need a certain period of time to switch settings of the scrambling circuit. This means that implementing high-speed data storage requires fixing the scrambling circuit on a single setting. In such a case, it is not always easy to store error data or the like about the multiple memory blocks contained in the memory-embedded device 12 into the storage device 28 in such a manner as to identify the memory blocks individually. To carry out redundancy remedy analysis on the individual memory blocks requires separately recognizing error data about regular cells distinct from error data about redundant cells. If the scrambling circuit is fixed on a single setting, it is not easy to store the error data into the storage device 28 in a manner identifying the stored data individually. Under these circumstances, it is very difficult to generate test patterns when error data or the like are to be stored at a high speed by a conventional data measuring apparatus.

In contrast, the data measuring apparatus of the invention causes the scrambling circuit 34 automatically to change the contents of processing in keeping with the memory block type; there is no need to take into consideration the segmentation of the error data storage area during generation of test patterns.

The inventive data measuring apparatus thus provides the benefit of a shortened time in which to develop programs to test the memory-embedded device 12.

Although the first embodiment described above has the selector 46 select one of the conversion circuits 40, 42 and 44 in accordance with the selection signal from the tester, this is not limitative of the invention. Alternatively, the scrambling circuit 34 may be arranged to identify the type of memory logic under test in keeping with the address signal from the pattern generator 30. That is, the selector 46 may be switched on the basis of the address signal from the pattern generator 30.

Second Embodiment

The second embodiment of this invention will now be described with reference to Figs. 4A and 4B. Fig. 4A is a schematic view of a typical structure of a conventional data storage apparatus. Fig. 4B illustrates schematically a structure of a data storage apparatus practiced as the second embodiment of the invention. As depicted in Fig. 4A, the conventional data storage apparatus employs a scrambling circuit 26 that alters its settings upon receipt of externally supplied set values (scrambling parameters). This type of scrambling circuit 26 is capable of selecting any one of a number of alternative functions prepared in advance.

As shown in Fig. 4B, the data storage apparatus of the invention utilizes a scrambling circuit 50 made of a rewritable device such as FPGA (field programmable gate array) or CPLD (complex programmable logic device). In the second embodiment, the scrambling circuit 50 is implemented by designing and constituting a circuit structure suitable for scrambling according to specifications of a device under test (semiconductor device) and by writing the circuit structure into the rewritable device.

The rewritable device allows its internal circuit structure to be altered as many times as desired, and may constitute diverse synchronous logic circuits as long as the number of incorporated gates permits. The scrambling circuit 50 is thus capable of repeatedly forming circuit structures optimally fit for a variety of semiconductor devices. In this manner, the second embodiment of the invention constitutes a data measuring apparatus that offers a high level of flexibility and a high degree of versatility in its utilization.

As with the first embodiment, the scrambling circuit 50 of the second embodiment may incorporate a plurality of conversion circuits and a selector. This means that the scrambling circuit 50 provides the same effects as the scrambling circuit 34 of the first embodiment.

Third Embodiment

The third embodiment of this invention will now be described with reference to Fig. 5. Fig. 5 is a block diagram of a data measuring apparatus practiced as the third embodiment, and a memory-embedded device 12 connected to the apparatus. The data measuring apparatus comprises a tester 54 that incorporates an AD converter 52, a scrambling circuit 50 made of a rewritable device, and a storage device 28. In the third embodiment, the scrambling circuit 50 includes a plurality of conversion circuits 56-1 through 56-n and a DSP (digital signal processor) circuit 58.

In the same manner as with the first or the second embodiment of the invention, the data measuring apparatus of the third embodiment places into the storage device 28 error data or the like about memory blocks 14, 16 and 18 furnished in the memory-embedded device 12. The data measuring apparatus of the third embodiment also gets the DSP circuit 58 in the scrambling circuit 50 to process signals from the logic block 22 (see Fig. 2) in the memory-embedded device 12 before storing the processed

signals into the storage device 28. Furthermore, the data measuring apparatus of the third embodiment causes the AD converter 52 in the tester 54 and the DSP circuit 58 in the scrambling circuit 50 to process signals from the analog block 20 in the memory-embedded device 12, before storing the processed signals into the storage device 28. In other words, this data measuring apparatus places into the storage device 28 not only data about memory cell defects in the memory blocks 14, 16 and 18 but also the signals output by the analog block 20 and logic block 22 in response to certain inputs.

Conventionally, where memory blocks, an analog block and a logic block were included in a single semiconductor device, the memory blocks were tested by one tester, the analog block was tested by another tester and the logic block by yet another tester. In contrast, the data measuring apparatus of the third embodiment continuously tests the multiple memory blocks 14, 16 and 18, analog block 20 and logic block 22 and writes the results of the tests to the storage device 28 at high speed. That is, this data measuring apparatus tests memory-embedded devices in a significantly efficient manner.

Although the third embodiment described above utilizes a rewritable device in forming the scrambling circuit 50 comprising the conversion circuits 56-1 through 56-n, selector 46 and DSP circuit 58, this is not limitative of the invention. Alternatively, part or all of the scrambling circuit 50 may be constituted by an unwritable, fixed device.

Fourth Embodiment

The fourth embodiment of this invention will now be described with reference to Fig. 6. Fig. 6 is a block diagram for explaining a structure of a data storage apparatus practiced as the fourth embodiment. The data storage apparatus of the fourth embodiment includes a scrambling circuit 50 made of a rewritable device and a storage device 28. The scrambling circuit 50 in

the fourth embodiment includes an automatic address generation circuit 60 that feeds the storage device 28 addresses and data generated automatically in response to externally supplied commands.

Conventionally, in checking to see if the storage device 28 is in a state suitable for accommodating data normally, the storage device 28 was connected to an apparatus different from the scrambling circuit 50. The connected apparatus was arranged to supply the storage device 28 with address signals and data before checking to see if the retrieved contents matched expected values. In contrast, the automatic address generation circuit 60 incorporated in the scrambling circuit 50 allows the data storage apparatus alone to test the storage device 28. That is, the fourth embodiment supplements the scrambling circuit 50 with a diagnostic function to test the storage device 28 automatically, thereby constituting a data storage apparatus capable of rapidly performing simple checks before operation.

Although the fourth embodiment described above employs a rewritable device in forming the scrambling circuit 50 comprising the automatic address generation circuit 60, this is not limitative of the invention. Alternatively, part or all of the scrambling circuit 50 may be constituted by an unwritable, fixed device.

Fifth Embodiment

The fifth embodiment of this invention will now be described with reference to Fig. 7. Fig. 7 is a block diagram of a semiconductor analyzing apparatus practiced as the fifth embodiment. In the semiconductor analyzing apparatus of the fifth embodiment, a scrambling circuit 50 made of a rewritable device includes a compression circuit 62. The compression circuit 62 has a hardware structure designed to output data from the storage device 28 in a compressed format usable by the analyzing computer 38.

In the same manner as with any one of the first through the fourth embodiments, the scrambling circuit 50 processes address signals and error data from the tester 24 before feeding what is processed to the storage device 28. The data thus placed in the storage device 28 are retrieved and sent to the analyzing computer 38 in a suitably timed manner. If the storage device 28 has a large capacity, the amount of data to be read by the analyzing computer 38 may become large enough correspondingly to require data compression for filing data to be analyzed.

In a conventional semiconductor analyzing apparatus, the data in the storage device 28 were first read into the analyzing computer 38 and then compressed by software in the computer. With the semiconductor analyzing apparatus of the fifth embodiment, in contrast, the data in the storage device 28 are read into the analyzing computer 38 while being compressed on a hardware basis by the compression circuit 62 inside the scrambling circuit 50. This makes it possible for the fifth embodiment to reduce processing loads on the analyzing computer 38 and thereby to shorten the time required by the computer 38 to analyze data.

Although the fifth embodiment described above uses a rewritable device in constituting the scrambling circuit 50 comprising the automatic address generation circuit 60, this is not limitative of the invention. Alternatively, part or all of the scrambling circuit 50 may be formed by an unwritable, fixed device.

Constituted as described above, this invention offers the following major effects:

According to the first aspect of the present invention, an input signal is processed in parallel by a plurality of conversion circuits, and a selector is used to select one of signals from the conversion circuits for storage into a storage device. When different rules of conversion are brought into effect in response to an input signal, the selector is switched at high

speed. The inventive structure thus allows the storage device rapidly to store the varying types of input signals through conversion to suitable formats.

According to the second aspect of the present invention, the scrambling circuit may be formed by a rewritable device. This ensures a high degree of flexibility in the hardware structure of the scrambling circuit, which makes it possible to implement a data measuring apparatus offering greater versatility of use than before.

According to the third aspect of the present invention, the scrambling circuit may include a digital signal processor capable of processing an output signal of an AD converter. This structure allows data included in the analog signal to be converted to a suitable format before being stored into the storage device.

According to the fourth aspect of the present invention, the scrambling circuit may include an automatic address generation circuit. Supplying suitable commands to the scrambling circuit causes the automatic address generation circuit automatically to designate address locations in the storage device. This structure implements a data storage apparatus with a diagnostic function to test a storage device automatically.

According to the fifth aspect of the present invention, the scrambling circuit may include a compression circuit for compressing retrieved data from the storage device into a suitable format. This structure implements a data measuring apparatus for compressing retrieved data from the storage device and for outputting the compressed data.

According to the seventh aspect of the present invention, there is provided a data measuring apparatus comprising the inventive data storage apparatus described above.

Further, the present invention is not limited to these embodiments, but variations and modifications may be made without departing from the scope of the present invention.

The entire disclosure of Japanese Patent Application No. 2000-49150 filed on February 25, 2000 including specification, claims, drawings and summary are incorporated herein by reference in its entirety.

WHAT IS CLAIMED IS

1. A data storage apparatus comprising a scrambling circuit for converting an input signal to a desired format, and a storage device for storing converted data;

wherein said scrambling circuit includes:

a plurality of conversion circuits each converting said input signal according to different rules; and

a selector for selecting one of signals output by said plurality of conversion circuits and supplying what is selected to said storage device.

2. A data storage apparatus comprising a scrambling circuit for converting an input signal to a desired format, and a storage device for storing converted data;

wherein said scrambling circuit is constituted by a rewritable device.

3. The data storage apparatus according to claim 2, wherein said scrambling circuit includes:

a plurality of conversion circuits each converting said input signal according to different rules; and

a selector for selecting one of signals output by said plurality of conversion circuits and supplying what is selected to said storage device.

4. The data storage apparatus according to claim 1 wherein said scrambling circuit includes a digital signal processor for processing an output signal of an AD converter.

5. The data storage apparatus according to claim 2 wherein said scrambling circuit includes a digital signal processor for processing an output signal of an AD converter.

6. The data storage apparatus according to claim 3 wherein said scrambling circuit includes a digital signal processor for processing an output signal of an AD converter.

7. The data storage apparatus according to claim 1 wherein said scrambling circuit includes an automatic address generation circuit for automatically generating address signals for identifying storage locations in said storage device in response to externally supplied commands.

8. The data storage apparatus according to claim 2 wherein said scrambling circuit includes an automatic address generation circuit for automatically generating address signals for identifying storage locations in said storage device in response to externally supplied commands.

9. The data storage apparatus according to claim 3 wherein said scrambling circuit includes an automatic address generation circuit for automatically generating address signals for identifying storage locations in said storage device in response to externally supplied commands.

10. The data storage apparatus according to claim 1 wherein said scrambling circuit includes a compression circuit for compressing retrieved data from said storage device into a desired format and for outputting the compressed data.

11. The data storage apparatus according to claim 2 wherein said scrambling circuit includes a compression circuit for compressing retrieved data from said storage device into a desired format and for outputting the compressed data.

12. The data storage apparatus according to claim 3 wherein said scrambling circuit includes a compression circuit for compressing retrieved data from said storage device into a desired format and for outputting the compressed data.

13. A data measuring apparatus comprising:

a data storage apparatus according to claim 1; and

a tester for testing a semiconductor device and for supplying said scrambling circuit with results of the testing.

ABSTRACT OF THE DISCLOSURE

A data storage apparatus comprising a scrambling circuit 34 for converting address signals and error data output by a tester 24 to a desired format, and a storage device 28 for storing the converted data. The scrambling circuit 34 includes a plurality of conversion circuits 40, 42 and 44 each converting the signals from the tester 24 according to different rules, and a selector 46 for selecting one of signals output by the conversion circuits 40, 42 and 44 and for supplying what is selected to the storage device.

Fig. 1


DATA STORAGE APPARATUS
34
28
MEMORY EMBEDDED DEVICE
ADDRESS
DATA
TESTER
ADDRESS
DATA
SCRAMBLE CIRCUIT
ADDRESS
DATA
STORAGE DEVICE
12
24
DATA
36
38
DATA
STORAGE DEVICE

Fig. 2


TESTER
PATTERN GENERATOR
30
JUDGING CIRCUIT
32
EXPECTED DATA FOR DATA JUDGMENT
OUTPUT DATA
ADDRESS
ADDRESS,INPUT DATA
24
SELECTION SIGNAL
ERROR DATA
34
SETTING A (FOR FRASH)
SETTING B (FOR FRASH)
SETTING C (FOR FRASH)
40
42
44
SELECTOR
46
SCRAMBLING CIRCUIT
28
STORAGE DEVICE
MEMORY-EMBEDDED DEVICE
12
SRAM
DRAM
FRASH
14
16
18
ANALOG BLOCK
LOGIC BLOCK
20
22

Fig. 3A


28
STORAGE DEVICE
MEMORY REGION
(32Mbit)

Fig. 3B


A23
0
1
REGION FOR FLASH (8Mbit)
REGION FOR SRAM (8Mbit)
REGION FOR DRAM (16Mbit)
28
A24
0
1


SETTING C:IN0&IN1→OUT0
SETTING B: IN0→OUT0
SETTING A: IN0→OUT0
IN1→OUT5
IN2→OUT1
SET VALUE
(SCRAMBLING PARAMETERS)
28
26
SCRAMBLE CIRCUIT
(FIX TYPE)
STORAGE
DEVICE
28
50
SCRAMBLE CIRCUIT
(REWRITABLE TYPE)
STORAGE
DEVICE
SETTING INTERNAL CIRCUIT STRUCTURE
SETTING A

Fig. 4A

Fig. 4B

Fig. 5


14, 16, 18
54
50
TESTER
32
MEMORY BLOCK
DATA
JUDGMENT CIRCUIT
56-1
CONVERSION CIRCUIT 1
CONVERSION CIRCUIT 2
20
ANALOG BLOCK
DATA
52
56-n
56-2
CONVERSION CIRCUIT n
SELECTOR
A/D CONVERTER
DSP CIRCUIT
MEMORY-EMBEDDED DEVICE
58
46
SCRAMBLE CIRCUIT
(REWRITABLE CIRCUIT + INCOOPERAT SELECTOR)
12
28
STORAGE DEVICE

Fig. 6


AUTOMATIC
DIAGNOSTIC FUNCTION
60
28
ADDRESS
AUTOMATIC
ADDRESS
GENERATION CIRCUIT
ADDRESS
STORAGE
DEVICE
DATA
DATA
SCRAMBLE CIRCUIT
(REWRITABLE TYPE)
50

Fig. 7


TESTER
PATTERN GENERATOR
24
SELECTION SIGNAL
50
28
40
SETTING A
42
SETTING B
44
SETTING C
62
COMPRESSION CIRCUIT
SELECTOR
46
STORAGE DEVICE
SCRAMBLE CIRCUIT
36
38
DATA
STORAGE DEVICE

Fig. 8


10
TESTER
24
PATTERN GENERATOR
30
JUDGING CIRCUIT
32
EXPECTED DATA FOR DATA JUDGMENT
ERROR DATA
OUTPUT DATA
ADDRESS
ADDRESS, INPUT DATA
SETTING C (FLASH)
SETTING B (FOR DRAM)
SETTING A (FOR SRAM)
26
SCRAMBLING CIRCUIT
STORAGE DEVICE
28
MEMORY-EMBEDDED DEVICE
12
SRAM
14
DRAM
16
FRASH
18
ANALOG BLOCK
20
LOGIC BLOCK
22

G2160
SAMSUNG

Declaration and Power of Attorney For Patent Application
特許出願宣言書及び委任状
Japanese Language Declaration
日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者（下記の名称が複数の場合）であると信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled.

DATA STORAGE APPARATUS AND DATA MEASURING APPARATUS

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ ___月___日に提出され、米国出願番号または特許協定条約国際出願番号を _____とし、
(該当する場合) _____に訂正されました。

☐ was filed on_____
as United States Application Number or
PCT International Application Number
_____ and was amended on
_____ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第 37 編第 1 条 56 項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration
(日本語宣言書)

私は、米国法典第 35 編 119 条(a)-(d)項又は 365 条(b)項に基づき下記の、米国以外の国の少なくとも一ヵ国を指定している特許協力条約 365 (a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)
外国での先行出願

Priority Not Claimed
優先権主張なし

(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願年月日)	
2000-049150	Japan	25 / February / 2000	☐
			☐

私は、第 35 編米国法典 119 条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United Slates Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.) (出願番号)	(Filing Date) (出願日)	(Application No) (出願番号)	(Filing Date) (出願日)

私は、下記の米国法典第 35 編 120 条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約 365 条(c)に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第 35 編 112 条第 1 項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第 37 編 1 条 56 項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Application No.) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pending, Abandoned) (現況：特許許可済、係属中、放棄済)

私は、私自信の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第 18 編第 1001 条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration
(日本語宣言書)

委任状： 私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。
(弁護士、または代理人の指名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: (list name and registration number)

Edward A. Becker, Reg. No. 37,777; Stephen A. Becker, Reg. No. 26,527; John G. Bisbikis, Reg. No. 37,095; Daniel Bucca, Reg. No. 42,368; Kenneth L. Cage, Reg. No. 26,151; Stephen C. Carlson, Reg. No. 39,929; Paul Devinsky, Reg. No. 28,553; Laura A. Donnelly, Reg. No. 38,435; Margaret M.Duncan, Reg. No. 30,879; Brian E. Ferguson, Reg. No. 36,801; Michael F. Fogarty, Reg. No. 36,139; Wilhelm F. Gadiano, Reg. No. 37,136; Keith E. George, Reg. No. 34,111; John A. Hankins, Reg. No. 32,029; Thomas A. Jolly, Reg. No.39,241; Eric J. Kraus, Reg. No. 36,190; Edward E. Kubasiewicz, Reg. No. 30,020; Patrick B. Law, Reg. No. 41,549; Robert E. LeBlanc, Reg. No. 17,219; Jack Q. Lever, Reg. No. 28,149; Raphael V. Lupo, Reg. No. 28,363; Christine F. Martin, Reg. No. 39,762; Michael E. McCabe, Jr., Reg. No. 37,182; James H. Meadows, Reg. No. 33,965; Michael A. Messina, Reg. No. 33,424; Eugene J. Molinelli, Reg. No. 42,901; Joseph H. Paquin, Jr., Reg. No.31,647; Craig L. Plastrik, Reg. No. 41,254; Robert L. Price, Reg. No. 22,685; Paul A. Roberts, Reg. No. 40,289; Gene Z. Rubinson, Reg. No. 33,351; Joy Ann G. Serauskas, Reg. No. 27,952; Michele M. Schafer, Reg. No. 34,717; David J. Serbin, Reg. No. 30,589; Glenn Snyder, Reg. No. 41,428; Arthur J. Steiner, Reg. No. 26,106; David L. Stewart, Reg. No. 37,578; Leonid D. Thenor, Reg. No. 39,397; Keith J. Townsend, Reg. No. 40,358; Leon R. Turkevich, Reg. No. 34,035; Christopher D. Ward, Reg. No. 41,367; Damian G. Wasserbauer, Reg. No. 34,749; Aaron Weisstuch, Reg. No. 41,557; Edward J. Wise, Reg. No. 34,523; Alexander V. Yampolsky, Reg. No. 36,324; and Robert W. Zelnick, Reg. No. 36,976

書類送付先

Send Correspondence to:

McDermott, Will & Emery
600 13th Street, N.W.
Washington, D.C. 20005-3096

直接電話連絡先：(名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

Stephen A. Becker
(202) 756-8608

単独発明者または第一の共同発明者の氏名	Full name of sole or first joint inventor Hidekazau NAGASAWA
発明者の署名 日付	Inventor's signature Date Hidekazu Nagasawa July 24, 2000
住所	Residence Tokyo, JAPAN
国籍	Citizenship Japanese
郵便の宛先	Post Office Address c/o Mitsubishi Denki Kabushiki Kaisha 2-3, Marunouchi 2-chome Chiyoda-ku, Tokyo 100-8310 JAPAN

第二の共同発明者の氏名	Full name of second joint inventor, if any Teruhiko FUNAKURA
第二の共同発明者の署名 日付	Second joint Inventor's signature Date Teruhiko Funakura July 24, 2000
住所	Residence Tokyo, JAPAN
国籍	Citizenship Japanese
郵便の宛先	Post Office Address c/o Mitsubishi Denki Kabushiki Kaisha 2-3, Marunouchi 2-chome Chiyoda-ku, Tokyo 100-8310 JAPAN

(第三以降の共同発明者についても同様に記載し、署名すること)

(Supply similar information and signature for third and subsequent joint inventors.)

Japanese Language Declaration

(日本語宣言書)

第三の共同発明者の氏名	Full name of third joint inventor, if any Kazushi SUGIURA
第三の共同発明者の署名　日付	Third joint Inventor's signature　Date Kazushi Sugiura　July 24, 2000
住所	Residence Hyogo, JAPAN
国籍	Citizenship Japanese
郵便の宛先	Post Office Address c/o Ryoden Semiconductor System Engineering Corporation 1 Mizuhara 4-chome Itami-shi, Hyogo 664-0005 JAPAN

第四の共同発明者の氏名	Full name of fourth joint inventor, if any Hisaya MORI
第四の共同発明者の署名　日付	Forth joint Inventor's signature　Date Hisaya Mori　July 24, 2000
住所	Residence Hyogo, JAPAN
国籍	Citizenship Japanese
郵便の宛先	Post Office Address c/o Ryoden Semiconductor System Engineering Corporation 1 Mizuhara 4-chome Itami-shi, Hyogo 664-0005 JAPAN